- 5 Ergebnisse
Kleinster Preis: € 105,90, größter Preis: € 218,48, Mittelwert: € 150,28
1
Minimizing and Exploiting Leakage in VLSI Design / Nikhil Jayakumar (u. a.) / Buch / XXVII / Englisch / 2009 / Springer US / EAN 9781441909497 - Jayakumar, Nikhil
Bestellen
bei booklooker.de
€ 144,74
Bestellen
Details und Versand
gesponserter Link
Jayakumar, Nikhil:

Minimizing and Exploiting Leakage in VLSI Design / Nikhil Jayakumar (u. a.) / Buch / XXVII / Englisch / 2009 / Springer US / EAN 9781441909497 - gebunden oder broschiert

2009, ISBN: 9781441909497

[ED: Gebunden], [PU: Springer US], Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupl… Mehr…

Versandkosten:Zzgl. Versandkosten., zzgl. Versandkosten Buchbär
zuklappen (X)
2
Minimizing and Exploiting Leakage in VLSI Design / Nikhil Jayakumar (u. a.) / Buch / XXVII / Englisch / 2009 / Springer US / EAN 9781441909497 - Jayakumar, Nikhil
Bestellen
bei booklooker.de
€ 105,90
Versand: € 0,001
Bestellen
Details beim Anbieter
gesponserter Link

Jayakumar, Nikhil:

Minimizing and Exploiting Leakage in VLSI Design / Nikhil Jayakumar (u. a.) / Buch / XXVII / Englisch / 2009 / Springer US / EAN 9781441909497 - gebunden oder broschiert

2009, ISBN: 9781441909497

[ED: Gebunden], [PU: Springer US], Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupl… Mehr…

Versandkosten:Versandkostenfrei, Versand nach Deutschland. (EUR 0.00) MEOVERSA
zuklappen (X)
3
Minimizing and Exploiting Leakage in VLSI Design - Jayakumar, Nikhil, Paul, Suganth, Garg, Rajesh
Bestellen
bei amazon.fr
€ 159,39
Versand: € 2,991
Bestellen
Details beim Anbieter
gesponserter Link
Jayakumar, Nikhil, Paul, Suganth, Garg, Rajesh:
Minimizing and Exploiting Leakage in VLSI Design - gebrauchtes Buch

2009

ISBN: 9781441909497

Springer-Verlag New York Inc. Relié, Auflage: 2010 ed. 214 Seiten, Publiziert: 2009-12-03T00:00:01Z, Produktgruppe: Livre, 2.54 kg, Livres anglais et étrangers, Boutiques, Livres, Comic s… Mehr…

Versandkosten:En stock. Les coûts d'expédition peuvent différer des coûts réels. (EUR 2.99) Parc des Livres
zuklappen (X)
4
Minimizing and Exploiting Leakage in VLSI Design - Jayakumar, Nikhil; Paul, Suganth; Garg, Rajesh
Bestellen
bei Achtung-Buecher.de
€ 218,48
Versand: € 0,001
Bestellen
Details beim Anbieter
gesponserter Link
Jayakumar, Nikhil; Paul, Suganth; Garg, Rajesh:
Minimizing and Exploiting Leakage in VLSI Design - gebunden oder broschiert

2009, ISBN: 1441909494

2010 Gebundene Ausgabe Technology & Industrial Arts, COMPUTERS / CAD-CAM, COMPUTERS / Logic Design, TECHNOLOGY & ENGINEERING / Electronics / Circuits / General, Schaltkreise und Kompone… Mehr…

Versandkosten:Versandkostenfrei innerhalb der BRD. (EUR 0.00) MARZIES.de Buch- und Medienhandel, 14621 Schönwalde-Glien
zuklappen (X)
5
Bestellen
bei alibris.co.uk
€ 122,88
Bestellen
Details und Versand
gesponserter Link
Jayakumar, Nikhil, and Paul, Suganth, and Garg, Rajesh:
Minimizing and Exploiting Leakage in VLSI Design - gebunden oder broschiert

2009, ISBN: 9781441909497

Hard cover, 100% Money Back Guarantee. Brand New, Perfect Condition. We offer expedited shipping to all US locations. Over 3, 000, 000 happy customers., Fine., Sewn binding. Cloth over bo… Mehr…

Versandkosten:zzgl. Versandkosten Columbia, MD, GreatBookPrices-
zuklappen (X)
1Da einige Plattformen keine Versandkonditionen übermitteln und diese vom Lieferland, dem Einkaufspreis, dem Gewicht und der Größe des Artikels, einer möglichen Mitgliedschaft der Plattform, einer direkten Lieferung durch die Plattform oder über einen Drittanbieter (Marketplace), etc. abhängig sein können, ist es möglich, dass die von eurobuch angegebenen Versandkosten nicht mit denen der anbietenden Plattform übereinstimmen.

Bibliographische Daten des bestpassenden Buches

Details zum Buch
Minimizing and Exploiting Leakage in VLSI Design
Autor:
Titel:
ISBN-Nummer:

1441909494


Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally, dynamic (switching) power has dominated the total power consumption of an IC. However, due to current scaling trends, leakage power has now become a major component of the total power consumption in VLSI circuits. Leakage power reduction is especially important in portable/hand-held electronics such as cell-phones and PDAs. This book presents two techniques aimed at reducing leakage power in digital VLSI ICs. The first technique reduces leakage through the selective use of high threshold voltage sleep transistors. The second technique reduces leakage by applying the optimal Reverse Body Bias (RBB) voltage. This book also shows readers how to turn the leakage problem into an opportunity, through the use of sub-threshold logic.

Detailangaben zum Buch - Minimizing and Exploiting Leakage in VLSI Design


EAN (ISBN-13): 9781441909497
ISBN (ISBN-10): 1441909494
Gebundene Ausgabe
Taschenbuch
Erscheinungsjahr: 2010
Herausgeber: Springer-Verlag New York Inc.
214 Seiten
Gewicht: 0,510 kg
Sprache: eng/Englisch

Buch in der Datenbank seit 2007-12-17T05:54:55+01:00 (Berlin)
Detailseite zuletzt geändert am 2024-02-11T22:40:42+01:00 (Berlin)
ISBN/EAN: 1441909494

ISBN - alternative Schreibweisen:
1-4419-0949-4, 978-1-4419-0949-7
Alternative Schreibweisen und verwandte Suchbegriffe:
Autor des Buches: anu garg, sunil, gula, gulat
Titel des Buches: vlsi, mini design

Daten vom Verlag:

Autor/in: Nikhil Jayakumar; Suganth Paul; Rajesh Garg
Titel: Minimizing and Exploiting Leakage in VLSI Design
Verlag: Springer; Springer US
214 Seiten
Erscheinungsjahr: 2009-12-03
New York; NY; US
Gedruckt / Hergestellt in Niederlande.
Sprache: Englisch
160,49 € (DE)
164,99 € (AT)
177,00 CHF (CH)
POD
XXVII, 214 p.

BB; Hardcover, Softcover / Technik/Elektronik, Elektrotechnik, Nachrichtentechnik; Schaltkreise und Komponenten (Bauteile); Verstehen; ASIC; EDA; Electronic Design Automation; Leakage; Low Power Design; Sub-threshold logic; Transistor; VLSI; VLSI Design; integrated circuit; Electronic Circuits and Systems; Computer-Aided Engineering (CAD, CAE) and Design; Computer-Aided Design (CAD); BC

Minimizing and Exploiting Leakage in VLSI Design Nikhil Jayakumar, Suganth Paul, Rajesh Garg, Kanupriya Gulati and Sunil P. Khatri Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally, dynamic (switching) power has dominated the total power consumption of an IC. However, due to current scaling trends, leakage power has now become a major component of the total power consumption in VLSI circuits. Leakage power reduction is especially important in portable/hand-held electronics such as cell-phones and PDAs. This book presents techniques aimed at reducing and exploiting leakage power in digital VLSI ICs. The first part of this book presents several approaches to reduce leakage in a circuit. The second part of this book shows readers how to turn the leakage problem into an opportunity, through the use of sub-threshold logic, with adaptive body bias to make the designs robust to variations. The third part of this book presents design and implementation details of a sub-threshold IC, using the ideas presented in the second part of this book. Provides a variety of approaches to control and exploit leakage, including implicit approaches to find the leakage of all input vectors in a design, techniques to find the minimum leakage vector of a design (with and without circuit modification), ASIC approaches to drastically reduce leakage, and methods to find the optimal reverse bias voltage to maximally reduce leakage. Presents a variation-tolerant, practical design methodology to implement sub-threshold logic using closed-loop adaptive body bias (ABB) and Network of PLA (NPLA) based design. In addition, asynchronous micropipelining techniques are presented, to substantially reclaim the speed penalty of sub-threshold design. Validates the proposed ABB and NPLA sub-threshold design approach by implementing a BFSK transmitter design in the proposed design style. Test results from the fabricated IC are provided as well, indicating that a power improvement of 20X can be obtained for a 0.25um process (projected power improvements are 100X to 500X for 65nm processes).
Provides a variety of approaches to control and exploit leakage Examines the issues with implementing sub-threshold logic and describes techniques to tackle these issues Presents a new, practical self-compensated, closed loop approach to controlling leakage, via sub-threshold circuits, which yields upwards of 20X power savings
< zum Archiv...