. .
Deutsch
Deutschland
Ähnliche Bücher
Weitere, andere Bücher, die diesem Buch sehr ähnlich sein könnten:
Suchtools
Anmelden

Anmelden mit Facebook:

Registrieren
Passwort vergessen?


Such-Historie
Merkliste
Links zu eurobuch.com

Dieses Buch teilen auf…
..?
Buchtipps
Aktuelles
Tipp von eurobuch.com
FILTER
- 0 Ergebnisse
Kleinster Preis: 19.22 EUR, größter Preis: 231.18 EUR, Mittelwert: 100.1 EUR
Digital Timing Macromodeling for VLSI Design Verification - Jeong-Taek Kong#David V. Overhauser
Vergriffenes Buch, derzeit bei uns nicht verfügbar.
(*)
Jeong-Taek Kong#David V. Overhauser:

Digital Timing Macromodeling for VLSI Design Verification - neues Buch

ISBN: 9780792395805

ID: 0c5a772a8e0f46f2026f5bc6903ad06d

Digital Timing Macromodeling for VLSI Design Verification Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various techniques implemented in circuit, timing, fast-timing, switch-level timing, switch-level, and gate-level simulation. It also discusses mixed-mode simulation and interconnection analysis methods. The review in Chapter 2 gives an understanding of the advantages and disadvantages of the many techniques applied in modern digital macromodels. The book also presents a wide variety of techniques for performing nonlinear macromodeling of digital MOS subcircuits which address a large number of shortcomings in existing digital MOS macromodels. Specifically, the techniques address the device model detail, transistor coupling capacitance, effective channel length modulation, series transistor reduction, effective transconductance, input terminal dependence, gate parasitic capacitance, the body effect, the impact of parasitic RC-interconnects, and the effect of transmission gates. The techniques address major sources of errors in existing macromodeling techniques, which must be addressed if macromodeling is to be accepted in commercial CAD tools by chip designers. The techniques presented in Chapters 4-6 can be implemented in other macromodels, and are demonstrated using the macromodel presented in Chapter 3. The new techniques are validated over an extremely wide range of operating conditions: much wider than has been presented for previous macromodels, thus demonstrating the wide range of applicability of these techniques. Bücher / Fremdsprachige Bücher / Englische Bücher 978-0-7923-9580-5, Springer

Neues Buch Buch.ch
Nr. 5077859 Versandkosten:Bei Bestellungen innerhalb der Schweiz berechnen wir Fr. 3.50 Portokosten, Bestellungen ab EUR Fr. 75.00 sind frei. Die voraussichtliche Versanddauer liegt bei 1 bis 2 Werktagen., Versandfertig innert 1 - 2 Wochen, zzgl. Versandkosten
Details...
(*) Derzeit vergriffen bedeutet, dass dieser Titel momentan auf keiner der angeschlossenen Plattform verfügbar ist.
Digital Timing Macromodeling for VLSI Design Verification - Jeong-Taek Kong#David V. Overhauser
Vergriffenes Buch, derzeit bei uns nicht verfügbar.
(*)

Jeong-Taek Kong#David V. Overhauser:

Digital Timing Macromodeling for VLSI Design Verification - neues Buch

ISBN: 9780792395805

ID: 107763359

Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various techniques implemented in circuit, timing, fast-timing, switch-level timing, switch-level, and gate-level simulation. It also discusses mixed-mode simulation and interconnection analysis methods. The review in Chapter 2 gives an understanding of the advantages and disadvantages of the many techniques applied in modern digital macromodels. The book also presents a wide variety of techniques for performing nonlinear macromodeling of digital MOS subcircuits which address a large number of shortcomings in existing digital MOS macromodels. Specifically, the techniques address the device model detail, transistor coupling capacitance, effective channel length modulation, series transistor reduction, effective transconductance, input terminal dependence, gate parasitic capacitance, the body effect, the impact of parasitic RC-interconnects, and the effect of transmission gates. The techniques address major sources of errors in existing macromodeling techniques, which must be addressed if macromodeling is to be accepted in commercial CAD tools by chip designers. The techniques presented in Chapters 4-6 can be implemented in other macromodels, and are demonstrated using the macromodel presented in Chapter 3. The new techniques are validated over an extremely wide range of operating conditions: much wider than has been presented for previous macromodels, thus demonstrating the wide range of applicability of these techniques. Digital Timing Macromodeling for VLSI Design Verification Buch (fremdspr.) Bücher>Fremdsprachige Bücher>Englische Bücher, Springer

Neues Buch Thalia.de
No. 5077859 Versandkosten:, Versandfertig in 3 - 5 Tagen, DE (EUR 0.00)
Details...
(*) Derzeit vergriffen bedeutet, dass dieser Titel momentan auf keiner der angeschlossenen Plattform verfügbar ist.
Digital Timing Macromodeling for VLSI Design Verification (Kluwer International Series in Engineering and Computer Science. VLSI, Computer Architecture and Digital Signal Processing) - Kong, Jeong-Taek; Overhauser, David
Vergriffenes Buch, derzeit bei uns nicht verfügbar.
(*)
Kong, Jeong-Taek; Overhauser, David:
Digital Timing Macromodeling for VLSI Design Verification (Kluwer International Series in Engineering and Computer Science. VLSI, Computer Architecture and Digital Signal Processing) - Erstausgabe

1995

ISBN: 0792395808

Gebundene Ausgabe, ID: 7059172888

[EAN: 9780792395805], Usato, ottimo stato, [SC: 17.4], [PU: Kluwer Academic Publishers, Norwell, Massachusetts, U.S.A.], Technology|Electronics|Circuits|General, Technology|Electronics|Circuits|VLSI, Computers & the Internet|CAD-CAM, White hardcover with white lettering on spine and upper board and contents in very good clean condition, showing minimal signs of wear. Previous owner's name on FEP. Profusely illustrated by diagrams and tables. No dust jacket. T

gebrauchtes bzw. antiquarisches Buch ZVAB.com
PsychoBabel & Skoob Books, Abingdon, OXON, United Kingdom [2917279] [Rating: 5 (su 5)]
NOT NEW BOOK Versandkosten: EUR 17.40
Details...
(*) Derzeit vergriffen bedeutet, dass dieser Titel momentan auf keiner der angeschlossenen Plattform verfügbar ist.
Digital Timing Macromodeling for VLSI Design Verification (Kluwer International Series in Engineering and Computer Science. VLSI, Computer Architecture and Digital Signal Processing) - Kong, Jeong-Taek; Overhauser, David
Vergriffenes Buch, derzeit bei uns nicht verfügbar.
(*)
Kong, Jeong-Taek; Overhauser, David:
Digital Timing Macromodeling for VLSI Design Verification (Kluwer International Series in Engineering and Computer Science. VLSI, Computer Architecture and Digital Signal Processing) - Erstausgabe

1995, ISBN: 0792395808

Gebundene Ausgabe, ID: 7059172888

[EAN: 9780792395805], Gebraucht, sehr guter Zustand, [PU: Kluwer Academic Publishers, Norwell, Massachusetts, U.S.A.], Technology|Electronics|Circuits|General, Technology|Electronics|Circuits|VLSI, Computers & the Internet|CAD-CAM, White hardcover with white lettering on spine and upper board and contents in very good clean condition, showing minimal signs of wear. Previous owner's name on FEP. Profusely illustrated by diagrams and tables. No dust jacket. T

gebrauchtes bzw. antiquarisches Buch Abebooks.de
PsychoBabel & Skoob Books, Abingdon, OXON, United Kingdom [2917279] [Rating: 5 (von 5)]
NOT NEW BOOK Versandkosten: EUR 6.74
Details...
(*) Derzeit vergriffen bedeutet, dass dieser Titel momentan auf keiner der angeschlossenen Plattform verfügbar ist.
Digital Timing Macromodeling for VLSI Design Verification (Kluwer International Series in Engineering and Computer Science. VLSI, Computer Architecture and Digital Signal Processing) - Kong, Jeong-Taek; Overhauser, David
Vergriffenes Buch, derzeit bei uns nicht verfügbar.
(*)
Kong, Jeong-Taek; Overhauser, David:
Digital Timing Macromodeling for VLSI Design Verification (Kluwer International Series in Engineering and Computer Science. VLSI, Computer Architecture and Digital Signal Processing) - gebunden oder broschiert

1995, ISBN: 9780792395805

ID: 488848473

Norwell, Massachusetts, U.S.A.: Kluwer Academic Publishers, 1995. White hardcover with white lettering on spine and upper board and contents in very good clean condition, showing minimal signs of wear. Previous owner's name on FEP. Profusely illustrated by diagrams and tables. No dust jacket. T. First Edition. hardcover. Very Good/No Dust Jacket. Used., Kluwer Academic Publishers, 1995

gebrauchtes bzw. antiquarisches Buch Biblio.com
PsychoBabel & Skoob Books
Versandkosten: EUR 5.52
Details...
(*) Derzeit vergriffen bedeutet, dass dieser Titel momentan auf keiner der angeschlossenen Plattform verfügbar ist.

< zum Suchergebnis...
Details zum Buch
Digital Timing Macromodeling for VLSI Design Verification
Autor:

Overhauser, David V.; Kong, Jeong-Taek

Titel:

Digital Timing Macromodeling for VLSI Design Verification

ISBN-Nummer:

0792395808

Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various techniques implemented in circuit, timing, fast-timing, switch-level timing, switch-level, and gate-level simulation. It also discusses mixed-mode simulation and interconnection analysis methods. The review in Chapter 2 gives an understanding of the advantages and disadvantages of the many techniques applied in modern digital macromodels. The book also presents a wide variety of techniques for performing nonlinear macromodeling of digital MOS subcircuits which address a large number of shortcomings in existing digital MOS macromodels. Specifically, the techniques address the device model detail, transistor coupling capacitance, effective channel length modulation, series transistor reduction, effective transconductance, input terminal dependence, gate parasitic capacitance, the body effect, the impact of parasitic RC-interconnects, and the effect of transmission gates. The techniques address major sources of errors in existing macromodeling techniques, which must be addressed if macromodeling is to be accepted in commercial CAD tools by chip designers. The techniques presented in Chapters 4-6 can be implemented in other macromodels, and are demonstrated using the macromodel presented in Chapter 3. The new techniques are validated over an extremely wide range of operating conditions: much wider than has been presented for previous macromodels, thus demonstrating the wide range of applicability of these techniques.

Detailangaben zum Buch - Digital Timing Macromodeling for VLSI Design Verification


EAN (ISBN-13): 9780792395805
ISBN (ISBN-10): 0792395808
Gebundene Ausgabe
Erscheinungsjahr: 1995
Herausgeber: Springer-Verlag GmbH
292 Seiten
Gewicht: 0,602 kg
Sprache: eng/Englisch

Buch in der Datenbank seit 21.10.2007 19:40:29
Buch zuletzt gefunden am 29.09.2016 03:10:17
ISBN/EAN: 0792395808

ISBN - alternative Schreibweisen:
0-7923-9580-8, 978-0-7923-9580-5

< zum Suchergebnis...
< zum Archiv...
Benachbarte Bücher